vsim work.a0_test_rec -L C:/Design/altera_lite/16.0/modelsim_ase/altera/verilog/altera_mf